Computer 222 - Computer Organization » Fall 2021 » Quiz 5 Memory

Need help with your exam preparation?

Existing Quiz Clients Login here
Question #1
Multi-level memory hierarchy from fastest to slowest:
A.   Disk -> main ->L2 cache
B.   Main -> L2 cache
C.   Registers -> L1 cache -> L2 cache
D.   L1 cache -> main -> L2 cache
Question #2
L1 cache is refilled directly, first from:
A.   Any of these
B.   L3 cache
C.   Main memory
D.   L2 cache
Question #3
RISC CPU’s L1 cache architecture is:
A.   Any of these
B.   Shared cache
C.   Separate I and D caches (Harvard)
D.   Unified caches (von Neumann)
Question #4
RISC CPU’s L2 cache architecture is:
A.   Shared cache
B.   Separate I and D caches (Harvard)
C.   Unified caches (von Neumann)
D.   Any of these
Question #5
RISC CPU’s L3 cache architecture is:
A.   Shared unified cache
B.   Unified caches (von Neumann)
C.   Any of these
D.   Separate I and D caches (Harvard)
Question #6
Each level of cache memory is approx. N times larger/smaller and faster/slower where N=:
A.   2
B.   10
C.   3
D.   4
Question #7
Cache memory is made from what type of memory:
A.   DRAM
B.   ROM
C.   SRAM
D.   EEPROM
Question #8
Cache memory in most RISC CPU’s like MIPS use what type of mapping:
A.   associative
B.   set associative
C.   direct
D.   set direct
Question #9
Cache is refilled in one chunk at a time, called a:
A.   page
B.   sector
C.   word
D.   block
Question #10
D-Cache misses in RISC can only be caused by which type of instruction:
A.   Branch
B.   Jump
C.   Input
D.   Load or Store
Question #11
D-Cache organization that has the simplest hardware implementation:
A.   Direct-mapped, Write-back
B.   Set associative, Write-through
C.   Direct-mapped, Write-through
D.   Fully associative, Write-back
Question #12
I-Cache misses in RISC are most likely to be caused by which type of instruction:
A.   Branch
B.   Input
C.   Load or Store
D.   Jump
Question #13
Virtual memory is most likely to be needed in which class of computer system:
A.   Gaming
B.   Embedded
C.   Desktop computer or Server
D.   Real-time Embedded
Question #14
Virtual memory is uses all these forms of addresses, except which one:
A.   Segmented/Paged
B.   Virtual
C.   Physical
D.   Logical
Question #15
Virtual memory uses a Page Table with an on-chip cache called a:
A.   MMU
B.   TLB
C.   Direct Page Table
D.   D-cache

Need help with your exam preparation?

Existing Quiz Clients Login here