Computer 222 - Computer Organization » Fall 2021 » Quiz 6 Interrupts PSW Registers
Need help with your exam preparation?
Get Answers to this exam for $6 USD.
Get Answers to all exams in [ Computer 222 - Computer Organization ] course for $25 USD.
Existing Quiz Clients Login here
Question #1
Interrupts have all these properties, except:
A.
Preemption
B.
Cause no pipeline flush
C.
Priority
D.
A sub-class of Exception
Question #2
Low priority devices should use what class of Interrupt:
A.
NMI
B.
Maskable
C.
Vectored
D.
Non-Vectored
Question #3
What is an Interrupt Vector:
A.
A byte that can be used by an ISR as a branch target offset, a byte provided by an interrupting device to identify itself, and a byte used by an ISR to decode the identity of an interrupting device
B.
A byte that can be used by an ISR as a branch target offset
C.
A byte used by an ISR to decode the identity of an interrupting device
D.
A byte provided by an interrupting device to identify itself
Question #4
Interrupts are processed if what conditions are met:
A.
Vectored with vector present on data bus
B.
Mask and global enable bits are set, it is pending and highest priority
C.
Enabled and pre-emptive
D.
Pending and maskable
Question #5
PSW contains:
A.
Process Software
B.
Program Software
C.
Priority Sequence Word
D.
Program Status Word
Question #6
MIPS PSW contains:
A.
Status register
B.
Interrupt enables, Status register, and Flags
C.
Flags
D.
Interrupt enables
Question #7
MIPS CP0 contains a Cause register, which contains:
A.
Endianness control
B.
Interrupt enables
C.
Exception code + interrupts pending
D.
Exception code only
Question #8
MIPS CP0 contains which registers:
A.
Cause + Status
B.
BadVAddr + Config
C.
EPC + Count
D.
BadVAddr + Config, EPC + Count, and Cause + Status
Question #9
Registers are composed of a linear array of what logic element:
A.
ALU
B.
RS latches
C.
NAND gates
D.
D flip-flops
Question #10
Which sequential logic element is clock-edge triggered:
A.
Latches
B.
NAND gates
C.
ALU
D.
Flip-flops
Question #11
Which clocking scheme helps keep a digital system tightly synchronized (even used in the i8080):
A.
Single-phase clocking
B.
Falling-edge clocking
C.
2-phase clocking
D.
Rising-edge clocking
Question #12
What type of logic block is necessary for an FSM – Finite State Machine:
A.
Latches
B.
ALU
C.
Registers
D.
Decoders
Question #13
What type of analog circuit is necessary for providing a stable clock:
A.
PLL, including a VCXO
B.
ALU
C.
D flip-flops
D.
Inductors
Question #14
What is used to distribute a system clock to all of the system:
A.
PLL tree
B.
Registers
C.
Quartz crystal
D.
Control bus
Question #15
A stable system clock will help keep any digital system:
A.
Indifferent
B.
Synchronized
C.
Asynchronous
D.
Clocked
Need help with your exam preparation?
Get Answers to this exam for $6 USD.
Get Answers to all exams in [ Computer 222 - Computer Organization ] course for $25 USD.
Existing Quiz Clients Login here